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Abstract
For the SPES project at Legnaro National Laboratories
(LNL), a Low-Level Radio Frequency (LLRF) has been de-
signed to have ﬂexibility, reusability and an high precision.
It is an FPGA-based digital feedback control systemusing
RF ADCs for the direct undersampling and it can control
at the same time eight diﬀerent cavities. The LLRF system
was tested on the ﬁeld with an accelerated beam. In the
last year some improvements on the ﬁrmware, software and
hardware of the control system have been done. In this pa-
per the results carried out in the more recent tests, the future
works and the upgrades of the system will be detailed.
INTRODUCTION
SPES (Selective Production of Exotic Species) [1] is a
new facility under construction at LNL. The main goal is
the production of neutron-rich exotic beams to perform re-
search in nuclear structure and in interdisciplinary ﬁelds
like medical and biological. Then the Radioactive Ion
Beam (RIB) from SPES can be boost through the linear ac-
celerator ALPI [2] and sent to the three experimental halls.
Some upgradeswhichwould make ALPI suitable as an RIB
accelerator are in commissioning [3]. ALPI is a supercon-
ducting linear formed by 96 QWR cavities. The ﬁrst group
of cavities resonate at 80MHz, while that of a second group
resonate at 160MHz. In order to boost also the RIB com-
ing from SPES, ALPI must be modernized. Besides the
resonators themselves, all their ancillary components need
to be modernized: RF controllers, RF control system, RF
power ampliﬁers, and couplers, pickup and tuners. The RF
control system upgrade are here detailed. In particular this
paper is focused on the digitalization of the signals, how
this process is related to the control performance and on the
ﬁrmware/software modiﬁcations done during the last year.
RF CONTROLLER
Each RF controller [4], [5] controls up to eight cavi-
ties. The RF signals picked-up from the cavities are under-
sampled by RF ADCs. The digitized signals are elaborated
by a ﬁeld programmable gate array (FPGA) which imple-
ments a proportional-integral controller. The signals pro-
cessed by the FPGA are up-converted by DACs, hence the
harmonic of interest is ﬁltered-out and sent to power ampli-
ﬁers and then to the cavities.
A block diagram of the LLRF controller for the cavities
is shown in Fig. 1. It is based essentially on three boards:
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Figure 1: Block diagram of the LLRF system
the RF input-output controller (RF IOC), the RF front end
(RFFE) and the power monitor (PM) [4]. The RF IOC im-
plement the control law. The RFFE board adapts the ampli-
tude level of the RF signals from the cavities to the ADCs of
the RF IOC and from the DACs of the RF IOC to the power
ampliﬁers. The PM board measures the reﬂected powers
and the forward powers of the eight controlled cavities.
One of the most critical point next analyzed is the digital-
ization of the signals.
ADC
In order to simplify the hardware design the direct down
conversion(DDC)was adopted. The signals picked up from
cavities have frequencies that lie in the second or third
Nyquist zone. DDC preserves the signal information if the
sampling frequency is at least double the bandwidth of the
RF signals [6]. This condition is complied. Furthermore
the RF signals are sampling in quadrature in order to ex-
tract the in-phase and quadrature components. From these
components it is direct get the amplitude and phase of the
ﬁeld resonating in cavities. The components are physical
meaningful and can be controlled independently.
ADCs have to guarantee an high resolution and an high
sampling rate. The sampling rate is important since the
DDC was chosen, while the high resolution is related to
the stability of phase and amplitude in cavity. For a mod-
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Feedback Control and Process Tuning
ern heavy ion linac like ALPI, it is required a phase stabil-
ity and a amplitude stability of at least 0.5° and 0.5% rms,
respectively. In other words the phase and gradient stabil-
ity can be studied from the phase error and amplitude error.
From these values we can extract the ADC speciﬁcation for
signal-to-noise ratio (SNR) [7]. According with the ampli-
tude error the SNR is:
SNRMag = −20 ∗ log(ErrMAGNITUDE) (1)
while according with the phase error the SNR is:
SNRPh = −20 ∗ log(sin(45° + ErrPHASE) − cos(45°))
(2)
To calculate the SNR due to the phase error, we need to
solve the amplitude diﬀerence between the in-phase I and
quadrature components Q. The worst case is when the mag-
nitude of I is equal to the magnitude of Q, in example at
45° [7]. The SNR requirement has to be kept in the whole
gradient dynamic range |EMIN | → |EMAX |, that in ALPI
typical conﬁgurations is |EMIN | = 3.5 MV/m in a low
beta cavity and |EMAX | = 5MV/m in a medium beta cav-
ity. Hence the ADC must have a SNRADC greater than:
SNRADC ≥ max(SNRMag, SNRPh)+
20∗log
( |EMAX |
|EMIN |
)
(3)
where 20 ∗ log(|EMAX/|EMIN |) ≈ 3dB.
A gradient stability of 0.5% rms means a SNR =
−20 log(0.005) = 46dB. Whereas a phase requirement
of 0.5° implicates a SNR = −20 ∗ log(sin(45 + 0.5) −
cos(45)) = 44.2dB. The SNR of an ideal ADC is given by
the following equation:
SNRADC = 6.02 ∗ N + 1.76 (4)
This means that the ADCs have to have at least an equiv-
alent number of bit equals to ENOB = (SNRADC −
1.76)/6.02 = 7.9 → 8, with SNRADC = 46 + 3 = 49
dB.
SLOW CONTROL
The slow control system refers to the diﬀerent com-
munication protocols and associated ﬁrmware or software,
needed to monitor and control the electronic programmable
devices present in the RF controller. In this project the
FPGA, housed in the RF IOC, communicates with a remote
or local host using standard hardware such as USB or Ether-
net. The communications are used for monitoring or com-
municationwith the accelerator control systems. A commu-
nication controller in the FPGA and a driver in the host ex-
change data with the USB or Ethernet communication link.
In the RF IOC there are two diﬀerent slow control system
communication link.
• The ﬁrst one is based on a USB communication link.
The serial link in the board is formed by the chain usb-
connector, CYUSB3014 and some GPIO in the FPGA,
that implements inside it a usb core block. The core
acts as a USB device that transfer a byte stream in
both direction over the bus. CYUSB3014 is a super-
speed peripheral controller, providing integrated and
ﬂexible features. It has a fully conﬁgurable, parallel,
general programmable interface, which can connect to
an FPGA. Basically it is a programmable statemachine
that enables a ﬂexible interface that may function ei-
ther as a master.
• Instead of the other one the communication link is a
Gigabit Ethernet. The communication is based on IP-
bus protocol [8]. On the board there is a speciﬁc bidi-
rectional high-speed serial link in the QSFP connector,
linked to a GTX transceiver in the FPGA. Since the
communication link is a Ethernet cable, a 1000BASE-
T COPPER SFP Optical Transceiver is used with the
QSFP connector.
IPbus allows the communication between the RF con-
troller and the accelerator control system, without placing
a computer, where an EPICS IOC can run, close to the con-
troller. The software IOC is executed on a virtual machine.
In this way you can exploit the advantages given by a virtual
machines, constantly backed-up and easy to maintain, and
reduce the wiring required. Therefore the communication
via IPBUS was preferred on USB one. In spite of the USB
communication has been used for the ﬁrst test, IPBUS pro-
tocol is going to be used in the stable version of the control
system.
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Figure 2: Block diagram of the ﬁrmware implemented.
The IPbus protocol allows to control hardware through a
virtual bus. This bus has 32 bits address and 32 bits data.
It uses standard IP based on gigabit ethernet connection. It
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is the interface between the RF IOC and the IOC EPICS
based, that allows to set and get registers implemented in
the FPGA ﬁrmware. The IPbus protocol belong to the ap-
plication layer in the OSI model. Each IPbus host device (in
this project the RF IOC board) has an IP address and a port
number where it accepts IPbus control packets. The IPbus
ﬁrmware suite was downloaded from the CERN repository
https://svnweb.cern.ch/trac/cactus.
The registers are the so called "Conﬁguration registers",
"control loop registers" and "transceiver registers" as shown
in Fig. 2.
Registers
The FPGA ﬁrmware [9] implements a set of control and
status registers, through which the accelerator control sys-
tem, via IPbus protocol, can set the amplitude and phase
loop parameters and the conﬁguration parameters for the
ICs on the RF IOC, RFFE and PM boards. These regis-
ters in Fig. 2 are labeled as "Conﬁguration registers" and
"control loop registers". The latter is devoted for the con-
ﬁguration parameters and amplitude/phase loop parameters
respectively. Actually it is formed by eight blocks of regis-
ters: one block for each cavity controlled. These registers,
in the IPbus philosophy, are the slave blocks.
The "Conﬁguration registers" are used to conﬁgure the
ICs on the RF IOC, RFFE and PM board. Furthermore they
read the digitized values of RF power from the PM board.
These ICs implement an SPI or IIC interface in order to ac-
cess their registers. From the perspective of the accelerator
control system the SPI or IIC interface is totally transparent
and the access to the ICs internal registers is done via read
or write IPbus commands. Both protocols have a master-
slave architecture with a single master. The master device
originates the frame for reading and writing. In this case
the master device is the FPGA, while the slaves are the ICs
listed before. The lowest-level read and write functions to
the memory-mapped registers, implemented in the FPGA,
are based on the read and write function respectively, pro-
vided by the μHAL [8]. This is a C++ library that is a com-
ponent of the IPbus suite, too.
MEASUREMENT
After having developed the FPGA ﬁrmware and the IOC
EPICS, it was possible conﬁgure the boards. When the
EPICS architecture to control the RF controller was com-
pleted rf control system validation started. It consisted in
the installation of the new RF controller with its control sys-
tem EPICS based in the ALPI facility. The cavities were
SEL locked and a beam was accelerated. The stability of
the LLRF controller was assessed. Suitable indicators for
validate the stability performance are the rms value of the
residual errors, in phase and magnitude, of the RF IOC
board. A good visualization of the diﬀerent perturbation
frequency is achieved calculating the integrated rms detun-
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Figure 3: Cumulative spectrum of the phase error for a low
beta cavity SEL driven.
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Figure 4: Cumulative spectrum of the amplitude error for a
low beta cavity SEL driven.
ing spectrum [10], [11]:
Δd(fn)rms =
√∑n
1 |F [Δd(t)]i|2√
2
(5)
where F [Δd(fn)rms] represents the spectrum of the
time series collected. It is gotten accumulating up to the
perturbation frequency fn, the absolute value squared of the
Fourier components F [Δd(t)]i.
Figure 3 shows the integrated phase error for a low beta
cavity. This graph shows the eﬀect of the disturbances at
microphonic frequencies.
Instead of in the graph of the integrated ﬁeld error Fig. 4,
there is a source of noticeable amplitude error around the
10 KHz. At the moment it is unknown the source of this
disturbance.
From Fig. 3 and 4, it appears that the total value of the
phase ﬂuctuation is 0.145° rms, while for the ﬁeld ﬂuctua-
tion is 6.9 · 10−4.
Substituting in equation 1 ErrMAGNITUDE = 6.9 · 10−4
and in equation 2 ErrPHASE = 0.145 and ﬁnally applying
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Feedback Control and Process Tuning
the equation 3 the SNR estimated is:
SNRADC = max(63.22, 55.0) + 20 ∗ log( 53.5) ≈ 66dB
(6)
Making the assumption of chapter the ENOB is calculated
as:
ENOB = SNRADC − 1.766.02 = 10.7 (7)
This value is better than the ENOB requirements.
CONCLUSION
The measurements show that the new RF system guar-
antees a phase and an amplitude stability margins consis-
tent with those required for a heavy ion linear accelerator
as ALPI.
The measurements done to qualify RF control system
have been come to an end. The hardware developed is now
ready for the ﬁrst production in order to substitute the old
analog controllers.
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